Implementation of DTTB LDPC encoder based on FPGA - Details

author：

Zhou, W. (Zhou, W..) ^[1] | Ye, Y.-H. (Ye, Y.-H..) ^[2] | Su, K.-X. (Su, K.-X..) ^[3]

Indexed by：

Scopus

Abstract：

QC-LDPC　code　is　used　as　the　inner　channel　code　in　DTTB.　In　this　paper,　FPGA　implementation　of　QC-LDPC　code　based　on　SRAA　is　introduced　according　to　the　features　of　QC-LDPC　generator　matrix.　At　the　same　time,　the　results　are　verified　in　the　Altera　Stratix　device.　©　2010　IEEE.

Keyword：

DTTB; FPGA; LDPC

Community：

[ 1 ] [Zhou, W.]College of Physics and Information Engineering, Fuzhou University, Fuzhou 350002, China
[ 2 ] [Ye, Y.-H.]College of Physics and Information Engineering, Fuzhou University, Fuzhou 350002, China
[ 3 ] [Su, K.-X.]College of Physics and Information Engineering, Fuzhou University, Fuzhou 350002, China

Reprint 's Address：

[Zhou, W.]College of Physics and Information Engineering, Fuzhou University, Fuzhou 350002, China

Email：

Show more details

Related Keywords：

Source ：

2nd International Conference on Information Science and Engineering, ICISE2010 - Proceedings

Year： 2010

Page： 2126-2128

Language： English

Cited Count：

WoS CC Cited Count：

SCOPUS Cited Count： 5

ESI Highly Cited Papers on the List： 0 Unfold All

WanFang Cited Count：

Chinese Cited Count：

30 Days PV： 4

Affiliated Colleges：

Get Fulltext

DOI Library Discovery Baidu Scholar Search SCOPUS

Type
Departments

All Years Choose Year From to